DAC 2018 WIP Poster: Low-Jitter Hybrid-Mode Clock Distribution Networks

Date: 
Wednesday, June 27, 2018

We presented a poster at the Design Automation Conference on hybrid current-mode clocks. The first hybrid-mode clock synthesis methodology improves clock jitter-induced delay variation and saved 42-45% average power with similar skew on industrial benchmarks.

News